#### CS/B.TECH(N)/EVEN/SEM-4/4442/2022-2023/I130

Time Allotted : 3 Hours

The Figures in the margin indicate full marks.

Full Marks :70

Candidate are required to give their answers in their own words as far as practicable

MAULANA ABUL KALAM AZAD UNIVERSITY OF TECHNOLOGY, WEST BENGAL Paper Code : PCC-CS402 Computer Architecture UPID : 004442

### Group-A (Very Short Answer Type Question)

1. Answer any ten of the following :

[1 x 10 = 10]

[5]

[5]

[5]

[5]

[5]

[8]

[7]

- (I) \_\_\_\_\_\_ is a processor architecture that executes multiple instructions in a single clock cycle by using multiple functional units.
- (II) A \_\_\_\_\_\_ computer is a group of interconnected computers that work together to perform a task.
- (III) \_\_\_\_\_\_ architecture is a type of parallel architecture that emphasizes data flow and emphasizes communication between nodes rather than a shared memory space.
- (IV) \_\_\_\_\_ is a technique for increasing instruction-level parallelism by simultaneously executing multiple instructions.
- (V) The primary goal of exception handling is to \_\_\_\_\_
- (VI) The \_\_\_\_\_ policy in virtual memory is used to decide which page to remove from memory when a new page needs to be loaded into the memory.
- (VII) What is a superpipelined processor?
- (VIII) What is synchronization in a centralized shared-memory architecture?
- <sup>(IX)</sup> What is exception handling in computer architecture?
- (X) What are memory replacement policies?
- (XI) What is a memory replacement policy?
- (XII) What is a VLIW processor?

## **Group-B (Short Answer Type Question)**

Answer any three of the following : [5 x 3 = 15]

- 2. What is a cache memory, and how is it different from main memory?
- 3. What are some of the design trade-offs involved in implementing a superscalar processor architecture?
- 4. What are data hazards in computer architecture? How can they be resolved?
- 5. What is a cache miss, and what are the causes of cache misses in a computer system?
- 6. What is the role of the memory management unit (MMU) in virtual memory management?

# Group-C (Long Answer Type Question)

Answer any three of the following : [15 x 3 = 45]

- 7. Explain the concept of pipeline hazards in computer architecture. How can they be avoided or minimized? [15]
- 8. (a) Describe the concept of virtual memory?
  - (b) Explain how it is implemented in modern computer systems.
- 9. Explain the concept of cache coherence miss penalty, and discuss the techniques used to reduce it. [15]
- 10. Compare and contrast superscalar and VLIW processor architectures in terms of their performance, [15] complexity, and design challenges.
- 11. A system has a 64-bit virtual address space and a 4 KB page size. The page table is stored in main [15] memory, which has a memory access time of 100 ns. The TLB has a hit rate of 90%, and a TLB miss takes 500 ns to service. What is the effective memory access time?

\*\*\* END OF PAPER \*\*\*